( en | de | ru )

 

Disambiguation of "Kim, Chul"

Author of the publication

copydeleteadd this publication to your clipboard
Digitally Adaptive High-Fidelity Analog Array Signal Processing Resilient to Capacitive Multiplying DAC Inter-Stage Gain Error.

, , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (11): 4095-4107 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jie-Chul Kim

Bum Chul Kim

Hyung-Chul Kim

Chul-Min Kim

Hyun-Chul Kim

 

Other publications of authors with the same name

Scenario Based Testing & Test Plan Metrics Based on a Use Case Approach for Real Time UPS (Uninterruptible Power System)., , , and . ICCSA (2), volume 2668 of Lecture Notes in Computer Science, page 646-655. Springer, (2003)A low-power small-area open loop digital DLL for 2.2Gb/s/pin 2Gb DDR3 SDRAM., , , , , , , , , and . A-SSCC, page 157-160. IEEE, (2011)Guest Editorial Special Issue on Selected Papers From IEEE ISCAS 2020., , and . IEEE Trans. Biomed. Circuits Syst., 15 (3): 366-368 (2021)Picking out herbs with analogous efficacy based on MeSH semantic similarity., , , and . BIBM, page 30-32. IEEE Computer Society, (2014)Exploitation of parallelism in group probing for testing massively parallel processing systems., and . Asian Test Symposium, page 15-19. IEEE Computer Society, (1995)A 96.5%-Power-Efficiency Hybrid Buck-Boost Photovoltaic Energy Harvester Employing Adaptive FOCV MPPT Control for >98% MPPT Efficiency Across a 10, 000× Dynamic Range., , , , , , , and . VLSI Technology and Circuits, page 200-201. IEEE, (2022)A 0.0046mm2 6.7μW Three-Stage Amplifier Capable of Driving 0.5-to-1.9nF Capacitive Load with >0.68MHz GBW without Compensation Zero., , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)A Study on Features for Improving Performance of Chinese OCR by Machine Learning., , and . HPCCT/BDAI, page 51-55. ACM, (2019)Digitally Adaptive High-Fidelity Analog Array Signal Processing Resilient to Capacitive Multiplying DAC Inter-Stage Gain Error., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (11): 4095-4107 (2019)A 92dB dynamic range sub-μVrms-noise 0.8μW/ch neural-recording ADC array with predictive digital autoranging., , , , , and . ISSCC, page 470-472. IEEE, (2018)