( en | de | ru )

 

Disambiguation of "Brusamarello, Lucas"

Author of the publication

copydeleteadd this publication to your clipboard
Statistical and Numerical Approach for a Computer efficient circuit yield analysis.

, , , and . VLSI-SoC (Selected Papers), volume 291 of IFIP, page 1-24. Springer, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

German Lucas

Steffen Lucas

Rainer Lucas

Irmgard Lucas

Alfred Lucas

 

Other publications of authors with the same name

NBTI-aware technique for transistor sizing of high-performance CMOS gates., , , , and . LATW, page 1-5. IEEE, (2009)Técnicas probabilísticas para análise de yield em nível elétrico usando propagação de erros e derivadas numéricas., , , and . RITA, 14 (2): 69-89 (2007)Compact modeling and simulation of Random Telegraph Noise under non-stationary conditions in the presence of random dopants., , , , , and . Microelectron. Reliab., 52 (12): 2955-2961 (2012)Modeling and simulation of device variability and reliability at the electrical level.. Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil, (2011)ndltd.org (oai:lume56.ufrgs.br:10183/65634).Statistical and Numerical Approach for a Computer efficient circuit yield analysis., , , and . VLSI-SoC (Selected Papers), volume 291 of IFIP, page 1-24. Springer, (2007)Statistical characterization of standard cells using design of experiments with response surface modeling., , , and . DAC, page 77-82. ACM, (2011)Yield Analysis by Error Propagation Using Numerical Derivatives Considering WD and D2D variations., , , and . ISVLSI, page 86-91. IEEE Computer Society, (2007)Obtaining delay distribution of dynamic logic circuits by error propagation at the electrical level., , , and . VLSI-SoC, page 94-98. IEEE, (2007)