Author of the publication

The Parallel EM Algorithm and its Applications in Computer Vision.

, , and . PDPTA, page 571-578. CSREA Press, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The MPI-Delphi Interface: A Visual Programming Environment for Clusters of Workstations., , , and . PDPTA, page 1730-1736. CSREA Press, (1999)Selective dynamic serialization for reducing energy consumption in hardware transactional memory systems., , , and . J. Supercomput., 68 (2): 914-934 (2014)Hardware transactional memory with software-defined conflicts., , , , , , , and . ACM Trans. Archit. Code Optim., 8 (4): 31:1-31:20 (2012)Evaluating IA-32 web servers through simics: a practical experience., , and . J. Syst. Archit., 51 (4): 251-264 (2005)A Direct Coherence Protocol for Many-Core Chip Multiprocessors., , and . IEEE Trans. Parallel Distributed Syst., 21 (12): 1779-1792 (2010)Design of an efficient communication infrastructure for highly contended locks in many-core CMPs., , and . J. Parallel Distributed Comput., 73 (7): 972-985 (2013)The Use of Prediction for Accelerating Upgrade Misses in cc-NUMA Multiprocessors., , , and . IEEE PACT, page 155-164. IEEE Computer Society, (2002)Efficient Dir0B Cache Coherency for Many-Core CMPs., , , and . ICCS, volume 18 of Procedia Computer Science, page 2545-2548. Elsevier, (2013)A New Scalable Directory Architecture for Large-Scale Multiprocessors., , , and . HPCA, page 97-106. IEEE Computer Society, (2001)π-TM: Pessimistic invalidation for scalable lazy hardware transactional memory., , , , and . HPCA, page 141-152. IEEE Computer Society, (2012)