( en | de | ru )

 

Disambiguation of "Harjani, Ramesh"

Author of the publication

copydeleteadd this publication to your clipboard
A 220-MS/s 9-Bit 2X Time-Interleaved SAR ADC With a 133-fF Input Capacitance and a FOM of 37 fJ/conv in 65-nm CMOS.

, and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (11): 1053-1057 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ramesh Ummanni

Ramesh Boggula

Ramesh Sheth

Ramesh Sharma

Ramesh Samanta

 

Other publications of authors with the same name

A throughput-agnostic 11.9-13.6GOPS/mW multi-signal classification SoC for cognitive radios in 40nm CMOS., , , , , , and . VLSIC, page 150-. IEEE, (2015)A novel noise optimization design technique for radio frequency low noise amplifiers., , and . ISCAS (1), page 209-212. IEEE, (2003)Analysis and gain design of an integrated quadrature mixer with improved noise and image rejection., and . ISCAS (4), page 786-789. IEEE, (2001)Capacitor bank design for wide tuning range LC VCOs: 850MHz-7.1GHz (157%)., and . ISCAS, page 1975-1978. IEEE, (2010)Design of Low Power Integrated Radios for Emerging Standards, and . Springer, (2020)System-level design for test of fully differential analog circuits., , and . IEEE J. Solid State Circuits, 31 (10): 1526-1534 (1996)Gain Calibration Technique for Increased Resolution in FRC Data Converters., and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (11): 1200-1204 (2006)Capacitive voltage multipliers: a high efficiency method to generate multiple on-chip supply voltages., and . ISCAS (1), page 508-511. IEEE, (2001)Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays., , , , , and . DATE, page 166-171. IEEE, (2022)A universal analytic charge injection model., and . ISCAS, page 144-147. IEEE, (2000)