From post

An eDRAM-Based Computing-in-Memory Macro With Full-Valid-Storage and Channel-Wise-Parallelism for Depthwise Neural Network.

, , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 71 (5): 2539-2543 (мая 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A design of high performance full adder with memristors., , и . ASICON, стр. 746-479. IEEE, (2017)A high-efficient and accurate fault model aiming at FPGA-based AES cryptographic applications., , , , , , и . ASICON, стр. 1-4. IEEE, (2015)Employing the mixed FBB/RBB in the design of FinFET logic gates., , , , , , и . ASICON, стр. 1-4. IEEE, (2015)A Hybrid Spiking Recurrent Neural Network on Hardware for Efficient Emotion Recognition., , , , и . AICAS, стр. 332-335. IEEE, (2022)The Synthesis Method of Logic Circuits Based on the NMOS-Like RRAM Gates., , , и . IEEE Access, (2021)The synthesis method of logic circuits based on the iMemComp gates., , , , , и . Integr., (2020)An Area-Efficient and Robust Memristive LUT Based on the Enhanced Scouting Logic Cells., , , и . ISCAS, стр. 2571-2575. IEEE, (2022)A 28nm 64Kb SRAM based Inference-Training Tri-Mode Computing-in-Memory Macro., , , , , и . ISCAS, стр. 2561-2565. IEEE, (2022)An Efficient Spiking Neural Network Accelerator with Sparse Weight., , , , и . BioCAS, стр. 1-5. IEEE, (2023)The logic obfuscation of LFSR with the crosstalk based polymorphic gate., , , и . AsianHOST, стр. 1-6. IEEE, (2021)