Author of the publication

SRAM Voltage and Current Sense Amplifiers in sub-32nm Double-gate CMOS Insensitive to Process Variations and Transistor Mismatch.

, , , , and . ISCAS, page 3170-3173. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Ultra-Low-Power compact TFET Flip-Flop design for high-performance low-voltage applications., , , , and . ISQED, page 107-112. IEEE, (2016)Tunnel FET based ultra-low-leakage compact 2T1C SRAM., , , , and . ISQED, page 71-75. IEEE, (2017)SPINE (SPIN Emulator) - A Quantum-Electronics Interface Simulator., , , , and . IWASI, page 23-28. IEEE, (2019)The Synergy SPICE - Compact Models.. ESSDERC, page 182-185. IEEE, (2019)Bulk and FDSOI SRAM resiliency to radiation effects., , , and . MWSCAS, page 655-658. IEEE, (2014)The Next Dawn for CMOS: Cryogenic ICs for Quantum Computing.. IWASI, page 98. IEEE, (2023)Effect of Illumination Intensity on LED Based Visible Light Communication System., , , , , , , and . BMSB, page 1-4. IEEE, (2020)3T-TFET bitcell based TFET-CMOS hybrid SRAM design for Ultra-Low Power applications., , , , and . DATE, page 361-366. IEEE, (2016)Characterization and Model Validation of Mismatch in Nanometer CMOS at Cryogenic Temperatures., , , , , and . ESSDERC, page 246-249. IEEE, (2018)Sub-picowatt retention mode TFET memory for CMOS sensor processing nodes., , , , and . IWASI, page 266-270. IEEE, (2015)