Author of the publication

An EDA-friendly protection scheme against side-channel attacks.

, , , , , and . DATE, page 410-415. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automatic Application of Power Analysis Countermeasures., , , , , and . IEEE Trans. Computers, 64 (2): 329-341 (2015)Virtual Ways: Low-Cost Coherence for Instruction Set Extensions with Architecturally Visible Storage., , , , and . ACM Trans. Archit. Code Optim., 11 (2): 15:1-15:26 (2014)Data-Flow Transformations to Maximize the Use of Carry-Save Representation in Arithmetic Circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (10): 1761-1774 (2008)Dynamic Radial Placement and Routing in Paper Microfluidics., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (10): 1971-1984 (2021)Reducing Microfluidic Very Large-Scale Integration (mVLSI) Chip Area by Seam Carving., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (10): 2104-2116 (2021)Path scheduling on digital microfluidic biochips., and . DAC, page 26-35. ACM, (2012)A Low-Cost Field-Programmable Pin-Constrained Digital Microfluidic Biochip., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (11): 1657-1670 (2014)Properties and Flavours., and . SSA-based Compiler Design, Springer, (2022)A digital microfluidic biochip synthesis framework., , , , , , and . VLSI-SoC, page 177-182. IEEE, (2012)Exploiting fast carry-chains of FPGAs for designing compressor trees., , and . FPL, page 242-249. IEEE, (2009)