( en | de | ru )

 

Disambiguation of "Parandeh-Afshar, Hadi"

Author of the publication

copydeleteadd this publication to your clipboard
Exploiting fast carry-chains of FPGAs for designing compressor trees.

, , and . FPL, page 242-249. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shahnam Afshar

Karin Afshar

Kambiz Afshar

Karin Afshar

Daryoush Afshar

 

Other publications of authors with the same name

A flexible DSP block to enhance FPGA arithmetic performance., , , , , and . FPT, page 70-77. IEEE Computer Society, (2009)Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs., , , , , , , and . FPGA, page 181-190. ACM, (2008)Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs., and . FPL, page 225-231. IEEE Computer Society, (2011)A novel FPGA logic block for improved arithmetic performance., , and . FPGA, page 171-180. ACM, (2008)Efficient synthesis of compressor trees on FPGAs., , and . ASP-DAC, page 138-143. IEEE, (2008)Enhancing FPGA Performance for Arithmetic Circuits., , , and . DAC, page 334-337. IEEE, (2007)Exploration of approximate multipliers design space using carry propagation free compressors., , , and . ASP-DAC, page 611-616. IEEE, (2018)Approximate quaternary addition with the fast carry chains of FPGAs., , and . DATE, page 577-580. IEEE, (2018)Closing the Gap between FPGA and ASIC - Balancing Flexibility and Efficiency.. EPFL, Switzerland, (2012)CAL: Exploring cost, accuracy, and latency in approximate and speculative adder design., , , and . DFT, page 1-6. IEEE Computer Society, (2017)