( en | de | ru )

 

Disambiguation of "Bhattacharya, Bhargab B."

Author of the publication

copydeleteadd this publication to your clipboard
Does Rotation Influence the Estimated Contour Length of a Digital Object?

, , , and . PReMI, volume 10597 of Lecture Notes in Computer Science, page 179-186. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Subhamoy Bhattacharya

Chhaya Bhattacharya

Nupur Bhattacharya

Indrajit Bhattacharya

Asitesh Bhattacharya

 

Other publications of authors with the same name

Dilution and Mixing Algorithms for Flow-Based Microfluidic Biochips., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (4): 614-627 (2017)Enumeration of Shortest Isothetic Paths Inside a Digital Object., , and . PReMI, volume 9124 of Lecture Notes in Computer Science, page 105-115. Springer, (2015)On-chip computation of Euler number of a binary image for efficient database search., , , , and . ICIP (3), page 310-313. IEEE, (2001)Euler vector for search and retrieval of gray-tone images., , , , and . IEEE Trans. Syst. Man Cybern. Part B, 35 (4): 801-812 (2005)Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability., , and . J. Electron. Test., 22 (2): 125-142 (2006)Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 816-829 (2020)Via minimization in VLSI routing with movable terminals., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (8): 917-920 (1989)Test Generation for Flow-Based Microfluidic Biochips With General Architectures., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2530-2543 (2020)Fast Estimation of Area-Coverage for Wireless Sensor Networks Based on Digital Geometry., , , and . IEEE Trans. Multi Scale Comput. Syst., 3 (3): 166-180 (2017)A Methodology for Testing Arbitrary Bilateral Bit-Level Systolic Arrays., , and . VLSI Design, 4 (3): 257-269 (1996)