( en | de | ru )

 

Disambiguation of "Geurts, Werner"

Author of the publication

copydeleteadd this publication to your clipboard
Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing.

, , and . DAC, page 124-127. IEEE Computer Society Press, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean Geurts

Heinrich Geurts

Jean Geurts

Petra Geurts

Sonja Geurts

 

Other publications of authors with the same name

Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing., , and . DAC, page 124-127. IEEE Computer Society Press, (1992)Optimal Scheduling and Software Pipelining of Repetitive Signal Flow Graphs with Delay Line Optimization., , , and . EDAC-ETC-EUROASIC, page 490-494. IEEE Computer Society, (1994)Quadratic zero-one programming based synthesis of application specific data paths., , and . ICCAD, page 522-525. IEEE Computer Society / ACM, (1993)Chess: retargetable code generation for embedded DSP processors., , , , , , and . Code Generation for Embedded Processors, page 85-102. Kluwer, (1994)Loop transformation methodology for fixed-rate video, image and telecom processing applications., , and . ASAP, page 427-438. IEEE, (1994)Cathedral-III: Architecture-Driven High-level Synthesis for High Throughput DSP Applications., , , and . DAC, page 597-602. ACM, (1991)A Graph Based Processor Model for Retargetable Code Generation., , , , and . ED&TC, page 102-107. IEEE Computer Society, (1996)Partitioning-Based Allocation of Dedicated Data-Paths in the Architectural Synthesis for High Throughput Applications., , , and . VLSI, volume A-1 of IFIP Transactions, page 193-202. North-Holland, (1991)Solving large scale assignment problems in high-level synthesis by approximative quadratic programming., , , and . ACM Great Lakes Symposium on VLSI, page 19-24. ACM, (2001)Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite., , , and . SoC, page 1-4. IEEE, (2006)