Author of the publication

Highly reliable single-ended current-mode circuit for an inter-chip asynchronous communication link.

, , , and . APCCAS, page 683-686. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

NoC-MRAM architecture for memory-based computing: Database-search case study., , , , , , , and . NEWCAS, page 309-312. IEEE, (2017)Highly reliable single-ended current-mode circuit for an inter-chip asynchronous communication link., , , and . APCCAS, page 683-686. IEEE, (2014)Adjacent-State monitoring based fine-grained power-gating scheme for a low-power asynchronous pipelined system., , , and . ISCAS, page 2067-2070. IEEE, (2011)Hardware Acceleration of Large-Scale CMOS Invertible Logic Based on Sparse Hamiltonian Matrices., , and . IEEE Open J. Circuits Syst., (2021)Stochastic Quantum Monte Carlo Algorithm for Large-Scale Combinatorial Optimization Problems., , , , and . CoRR, (2023)High-Precision Stochastic State-Space Digital Filters Based on Minimum Roundoff Noise Structure., , , , and . ISCAS, page 1-5. IEEE, (2018)Design of an MTJ-Based Nonvolatile LUT Circuit with a Data-Update Minimized Shift Operation for an Ultra-Low-Power FPGA: (Abstract Only)., and . FPGA, page 291. ACM, (2018)Energy-Aware Multiple-Valued Current-Mode Sequential Circuits Using a Completion-Detection Scheme., , , and . IEICE Trans. Inf. Syst., 93-D (8): 2080-2088 (2010)Implementation of a High-Speed Asynchronous Data-Transfer Chip Based on Multiple-Valued Current-Signal Multiplexing., and . IEICE Trans. Electron., 89-C (11): 1598-1604 (2006)Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing., , , , , , , , and . Proc. IEEE, 104 (10): 1844-1863 (2016)