From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Evaluation of Low-Voltage SRAM for Error-Resilient Augmented Reality Applications.

T. Wu, D. Kim, D. Morris, и E. Beigné. SiPS, стр. 1-3. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mohamed Ahmed Tony Ahmed Marzok

Hans-Peter Tony

Tony Kakkar

Tony Kakkar SingerT. Kakkar. (sdsfgb)

Tony Reimann

Tony Modica

Другие публикации лиц с тем же именем

Evaluation of Low-Voltage SRAM for Error-Resilient Augmented Reality Applications.T. Wu, D. Kim, D. Morris, и E. Beigné. SiPS, стр. 1-3. IEEE, (2021)3D nanosystems enable embedded abundant-data computing: special session paper.W. Hwang, M. Aly, Y. Malviya, M. Gao, T. Wu, C. Kozyrakis, H. Wong, и S. Mitra. CODES+ISSS, стр. 29:1-29:2. ACM, (2017)Monolithic 3D integration: a path from concept to reality.M. Shulaker, T. Wu, M. Sabry, H. Wei, H. Wong, и S. Mitra. DATE, стр. 1197-1202. ACM, (2015)A QDI Interconnect for 3D Systems Using Industry Standard EDA and Cell Libraries.M. Moreira, W. Koven, T. Wu, H. Sumbul, и E. Beigné. ASYNC, стр. 58-59. IEEE, (2023)Nano-engineered architectures for ultra-low power wireless body sensor nodes.R. Braojos, D. Atienza, M. Aly, T. Wu, H. Wong, S. Mitra, и G. Ansaloni. CODES+ISSS, стр. 23:1-23:10. ACM, (2016)Co-Optimization of SRAM Circuits with Sequential Access Patterns in a 7nm SoC Achieving 58% Memory Energy Reduction for AR Applications.D. Morris, H. Liu, T. Wu, H. Sumbul, E. Ansari, A. Barachant, J. Reid, и E. Beigné. VLSI Technology and Circuits, стр. 216-217. IEEE, (2022)11.2 A 3D integrated Prototype System-on-Chip for Augmented Reality Applications Using Face-to-Face Wafer Bonded 7nm Logic at <2μm Pitch with up to 40% Energy Reduction at Iso-Area Footprint.T. Wu, H. Liu, H. Sumbul, L. Yang, D. Baheti, J. Coriell, W. Koven, A. Krishnan, M. Mittal, M. Moreira и 3 other автор(ы). ISSCC, стр. 210-212. IEEE, (2024)A Uniform Latency Model for DNN Accelerators with Diverse Architectures and Dataflows.L. Mei, H. Liu, T. Wu, H. Sumbul, M. Verhelst, и E. Beigné. DATE, стр. 220-225. IEEE, (2022)Hyperdimensional Computing Nanosystem.A. Rahimi, T. Wu, H. Li, J. Rabaey, H. Wong, M. Shulaker, и S. Mitra. CoRR, (2018)System-Level Design and Integration of a Prototype AR/VR Hardware Featuring a Custom Low-Power DNN Accelerator Chip in 7nm Technology for Codec Avatars.H. Sumbul, T. Wu, Y. Li, S. Sarwar, W. Koven, E. Murphy-Trotzky, X. Cai, E. Ansari, D. Morris, H. Liu и 2 other автор(ы). CICC, стр. 1-8. IEEE, (2022)

BibSonomy

Disambiguation