( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Efficient Ising Model Mapping for Induced Subgraph Isomorphism Problems Using Ising Machines.

, , , , , , и . ICCE-Berlin, стр. 227-232. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Masashi Urabe

Masashi Egawa

Masashi Haneda

Yōko Tawada

 

Другие публикации лиц с тем же именем

An Approach to the Vehicle Routing Problem with Balanced Pick-up Using Ising Machines., , , и . VLSI-DAT, стр. 1-4. IEEE, (2021)Error Correction Coding of Stochastic Numbers Using BER Measurement., , , и . IOLTS, стр. 243-246. IEEE, (2019)A New LDPC Code Decoding Method: Expanding the Scope of Ising Machines., , и . ICCE, стр. 1-6. IEEE, (2020)An Effective Stochastic Number Duplicator and Its Evaluations Using Composite Arithmetic Circuits., , , и . IOLTS, стр. 53-56. IEEE, (2018)A Bit-Write-Reducing and Error-Correcting Code Generation Method by Clustering ECC Codewords for Non-Volatile Memories., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (12): 2398-2411 (2016)A High-Speed Trace-Driven Cache Configuration Simulator for Dual-Core Processor L1 Caches., , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (6): 1283-1292 (2013)FPGA-based Heterogeneous Solver for Three-Dimensional Routing., , , , , и . ASP-DAC, стр. 11-12. IEEE, (2020)Bit-Write-Reducing and Error-Correcting Code Generation by Clustering Error-Correcting Codewords for Non-Volatile Memories., , , и . ICCAD, стр. 682-689. IEEE, (2015)Mapping Induced Subgraph Isomorphism Problems to Ising Models and Its Evaluations by an Ising Machine., , , , , , и . IEICE Trans. Inf. Syst., 104-D (4): 481-489 (2021)A bit-write reduction method based on error-correcting codes for non-volatile memories., , , и . ASP-DAC, стр. 496-501. IEEE, (2015)