( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Error Correction Coding of Stochastic Numbers Using BER Measurement.

, , , и . IOLTS, стр. 243-246. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Togawa, Nozomu
add a person with the name Togawa, Nozomu
 

Другие публикации лиц с тем же именем

A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration., , и . ISCAS, стр. 2129-2132. IEEE, (2015)A parallel LSI architecture for LDPC decoder improving message-passing schedule., , , , и . ISCAS, IEEE, (2006)Area/delay estimation for digital signal processor cores., , , , и . ASP-DAC, стр. 156-161. ACM, (2001)An Incremental Placement and Global Routing Algorithm for Field-Programmable Gate Arrays., , , и . ASP-DAC, стр. 519-526. IEEE, (1998)A robust scan-based side-channel attack method against HMAC-SHA-256 circuits., , и . ICCE-Berlin, стр. 79-84. IEEE, (2017)State dependent scan flip-flop with key-based configuration against scan-based side channel attack on RSA circuit., , , и . APCCAS, стр. 607-610. IEEE, (2012)A process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures., , , и . SoCC, стр. 7-12. IEEE, (2015)A delay variation and floorplan aware high-level synthesis algorithm with body biasing., , , и . ISQED, стр. 75-80. IEEE, (2016)A Multiple Coefficients Trial Method to Solve Combinatorial Optimization Problems for Simulated-annealing-based Ising Machines., , , , и . ICCE-Berlin, стр. 64-69. IEEE, (2019)Bit-Write-Reducing and Error-Correcting Code Generation by Clustering Error-Correcting Codewords for Non-Volatile Memories., , , и . ICCAD, стр. 682-689. IEEE, (2015)