Author of the publication

A 65nm switched source line sub-threshold ROM using data encoding, with 0.3V Vmin and 47fJ/b access energy.

, , , and . ISLPED, page 1-6. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Embedded memory and ARM Cortex-M0 core using 60-nm C-axis aligned crystalline indium-gallium-zinc oxide FET integrated with 65-nm Si CMOS., , , , , , , , , and 6 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)Photovoltaic Cells for Micro-Scale Wireless Sensor Nodes: Measurement and Modeling to Assist System Design., , , , and . ENSsys@SenSys, page 15-20. ACM, (2015)Communicative Efficiency in Child Mandarin., and . PACLIC, Association for Computational Linguistics, (2018)8.1 An 80nW retention 11.7pJ/cycle active subthreshold ARM Cortex-M0+ subsystem in 65nm CMOS for WSN applications., , , , , and . ISSCC, page 1-3. IEEE, (2015)PROV-AQ: Provenance Access and Query, , , , , , and . (2012)PROV-DM: The PROV Data Model, , , , , , , , , and 4 other author(s). (2012)A 65nm switched source line sub-threshold ROM using data encoding, with 0.3V Vmin and 47fJ/b access energy., , , and . ISLPED, page 1-6. IEEE, (2019)Lexical frequency effects in Taiwan Southern Min syllable contraction., and . J. Phonetics, 37 (2): 212-230 (2009)dRail: A Novel Physical Layout Methodology for Power Gated Circuits., , , , and . PATMOS, volume 7606 of Lecture Notes in Computer Science, page 245-255. Springer, (2012)F1: Intelligent energy-efficient systems at the edge of IoT., , , , , and . ISSCC, page 502-504. IEEE, (2018)