Author of the publication

A new array architecture for signed multiplication using Gray encoded radix-2m operands.

, , and . Integr., 40 (2): 118-132 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploring Approximate Arithmetic Units for a Power-Efficient Kalman Gain VLSI Design., , , , and . ICECS 2022, page 1-4. IEEE, (2022)Design of a radix-2m hybrid array multiplier using carry save adder format., , , and . SBCCI, page 172-177. ACM, (2005)Minimum number of operations under a general number representation for digital filter synthesis., , , and . ECCTD, page 252-255. IEEE, (2007)Reducing the Hamming distance of encoded FFT twiddle factors using improved heuristic algorithms., , and . LASCAS, page 1-4. IEEE, (2013)Enhancing a HEVC interpolation filter hardware architecture with efficient adder compressors., , , and . NEWCAS, page 1-4. IEEE, (2015)Low power SATD architecture employing multiple sizes Hadamard Transforms and adder compressors., , , , and . NEWCAS, page 277-280. IEEE, (2017)A New Architecture for Signed Radix-2m Pure Array Multipliers., , and . ICCD, page 112-117. IEEE Computer Society, (2002)Optimization of Single-Stage FFT Architectures Using Multiple Constant Multiplication., , , and . SBCCI, page 1-6. IEEE, (2018)Energy-efficient Gaussian filter for image processing using approximate adder circuits., , , and . ICECS, page 450-453. IEEE, (2015)Optimizing Iterative-based Dividers for an Efficient Natural Logarithm Operator Design., , , , and . LASCAS, page 1-4. IEEE, (2020)