( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Time, Energy, and Area Efficient Domain Wall Memory-Based SPM for Embedded Systems.

, , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (12): 2008-2017 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Xuewu Gu

Xiaogang Gu

Wei Gu

Hyosong Gu

Jie Gu

 

Другие публикации лиц с тем же именем

A Time, Energy, and Area Efficient Domain Wall Memory-Based SPM for Embedded Systems., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (12): 2008-2017 (2016)Optimizing Data Placement for Hybrid SPM with SRAM and Racetrack Memory., , , , и . ICCD, стр. 409-416. IEEE, (2020)A space-based wear leveling for PCM-based embedded systems., , , , , и . RTCSA, стр. 145-148. IEEE Computer Society, (2013)Fairness Scheduling for Tasks with Different Real-time Level on Heterogeneous Systems., , , , и . ICPADS, стр. 625-632. IEEE, (2022)An Empirical Study of Hybrid SSD with Optane and QLC Flash., , , , и . ICCD, стр. 175-178. IEEE, (2020)Efficient Task Assignment and Scheduling on MPSOC with STT-RAM Based Hybrid SPMs Considering Data Allocation., , , , и . ISPA/IUCC, стр. 794-800. IEEE, (2017)Optimizing task assignment for heterogeneous multiprocessor system with guaranteed reliability and timing constraint., , , , , и . RTCSA, стр. 193-200. IEEE Computer Society, (2013)A space allocation and reuse strategy for PCM-based embedded systems., , , , , и . J. Syst. Archit., 60 (8): 655-667 (2014)Area and performance co-optimization for domain wall memory in application-specific embedded systems., , , , и . DAC, стр. 20:1-20:6. ACM, (2015)An Efficient Racetrack Memory-Based Processing-in-Memory Architecture for Convolutional Neural Networks., , , , , , и . ISPA/IUCC, стр. 383-390. IEEE, (2017)