( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Self-related traces: An alternative to full-system simulation for NoCs.

, , , , и . HPCS, стр. 819-824. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Arno Ros

Guido Ros

Margarete Ros

Gisela Ros

Gisela Ros

 

Другие публикации лиц с тем же именем

To be silent or not: on the impact of evictions of clean data in cache-coherent multicores., , и . J. Supercomput., 73 (10): 4428-4443 (2017)CELLO: Compiler-Assisted Efficient Load-Load Ordering in Data-Race-Free Regions., , , , и . PACT, стр. 1-13. IEEE, (2023)Analysis of the Interactions Between ILP and TLP With Hardware Transactional Memory., , , , и . PDP, стр. 157-164. IEEE, (2022)Splash-4: A Modern Benchmark Suite with Lock-Free Constructs., , , и . IISWC, стр. 51-64. IEEE, (2022)Filter caching for free: the untapped potential of the store-buffer., , , и . ISCA, стр. 436-448. ACM, (2019)Turning Centralized Coherence and Distributed Critical-Section Execution on their Head: A New Approach for Scalable Distributed Shared Memory., , , , и . HPDC, стр. 3-14. ACM, (2015)Optimization of a Linked Cache Coherence Protocol for Scalable Manycore Coherence., , и . ARCS, том 9637 из Lecture Notes in Computer Science, стр. 100-112. Springer, (2016)ECONO: Express coherence notifications for efficient cache coherency in many-core CMPs., , , и . ICSAMOS, стр. 237-244. IEEE, (2013)Non-Speculative Load-Load Reordering in TSO., , , и . ISCA, стр. 187-200. ACM, (2017)POSTER: Efficient Self-Invalidation/Self-Downgrade for Critical Sections with Relaxed Semantics., , , и . PACT, стр. 433-434. ACM, (2016)