( en | de | ru )

 

Disambiguation of "Raffo, Luigi"

Author of the publication

copydeleteadd this publication to your clipboard
Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips.

, , , , , , , and . VLSI-SoC, page 158-163. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniele Raffo

Luigi Sportelli

Luigi Busarello

Luigi Nardi

Luigi Monni

 

Other publications of authors with the same name

An Integrated Portable Device for the Hand Functional Assessment in the Clinical Practice., , , , , , and . BIOSTEC (Selected Papers), volume 357 of Communications in Computer and Information Science, page 97-110. Springer, (2012)A coarse-grained reconfigurable wavelet denoiser exploiting the Multi-Dataflow Composer tool., , , , and . DASIP, page 141-148. IEEE, (2013)Comparison of Single- and Multi-reference QRD-RLS adaptive filter for non-invasive fetal electrocardiography., , , , and . EMBC, page 1-5. IEEE, (2019)Objective Human Gustatory Sensitivity Assessment Through a Portable Electronic Device., , , , , , , , and . BioCAS, page 1-4. IEEE, (2018)Toward the Development of a Neuro-Controlled Bidirectional Hand Prosthesis., , , , , , , , , and 6 other author(s). Symbiotic, volume 9359 of Lecture Notes in Computer Science, page 105-110. Springer, (2015)An Analog VLSI Computational Engine for Early Vision Tasks., , , , , and . ICANN, volume 1327 of Lecture Notes in Computer Science, page 1175-1180. Springer, (1997)Optimizing Temporal Convolutional Network Inference on FPGA-Based Accelerators., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 10 (3): 348-361 (2020)Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures., , , , and . J. Electr. Comput. Eng., (2016)An integrated hardware/software design methodology for signal processing systems., , , , , , , , , and 1 other author(s). J. Syst. Archit., (2019)Power modelling for saving strategies in coarse grained reconfigurable systems., , , , and . ReConFig, page 1-4. IEEE, (2015)