( en | de | ru )

 

Disambiguation of "Hariyama, Masanori"

Author of the publication

copydeleteadd this publication to your clipboard
Acceleration of Optical-Flow Extraction Using Dynamically Reconfigurable ALU Arrays.

, , and . ERSA, page 291-294. CSREA Press, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Hariyama, Masanori
add a person with the name Hariyama, Masanori
 

Other publications of authors with the same name

Benchmarks for FPGA-Targeted High-Level-Synthesis., , and . CANDAR, page 232-238. IEEE, (2019)Low-Power Field-Programmable VLSI Processor Using Dynamic Circuits., , and . ISVLSI, page 243-248. IEEE Computer Society, (2004)Switch Block Architecture for Multi-Context FPGAs Using Hybrid Multiple-Valued/Binary Context Switching Signals., , and . ISMVL, page 17. IEEE Computer Society, (2006)Implementation of an FPGA-Oriented Complex Number Computation Library Using Intel OneAPI DPC++., , and . MWSCAS, page 1-4. IEEE, (2022)Hardware-oriented succinct-data-structure based on block-size-constrained compression., , and . SoCPaR, page 136-140. IEEE, (2015)Non-Volatile Multi-Context FPGAs Using Hybrid Multiple-Valued/Binary Context Switching Signals., , , and . ERSA, page 309-310. CSREA Press, (2008)Advanced Devices and Architectures., , and . Principles and Structures of FPGAs, Springer, (2018)FPGA-Based Acceleration of Word2vec using OpenCL., , , , , , and . ISCAS, page 1-5. IEEE, (2019)An Field-Programmable VLSI Based on Synchronous/Asynchronous Hybrid Architecture., , , and . ERSA, page 271-274. CSREA Press, (2010)Evaluation of an FPGA-Based Heterogeneous Multicore Platform with SIMD/MIMD Custom Accelerators., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (12): 2576-2586 (2013)