( en | de | ru )

 

Disambiguation of "Kim, Jae Hwan"

Author of the publication

copydeleteadd this publication to your clipboard
25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV.

, , , , , , , , , , , , , , , , and . ISSCC, page 432-433. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hwan-Jae Im

Yong Hwan Kim

Tae-Hwan Kim

Chang-Hwan Kim

Kee-Hwan Kim

 

Other publications of authors with the same name

18.3 A 1.2V 64Gb 8-channel 256GB/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface., , , , , , , , , and 12 other author(s). ISSCC, page 318-319. IEEE, (2016)Digital-domain calibration of split-capacitor DAC with no extra calibration DAC for a differential-type SAR ADC., , , and . A-SSCC, page 77-80. IEEE, (2011)PSSK modulation scheme for high-data rate implantable medical devices., , , and . IEEE Trans. Information Technology in Biomedicine, 14 (3): 634-640 (2010)Load-following Control of APR+ Nuclear Reactors., , , and . ICINCO (1), page 446-451. SciTePress, (2012)Impact of Using a New High-Resolution Solar Reference Spectrum on OMI Ozone Profile Retrievals., , , , , , , and . Remote. Sens., 14 (1): 37 (2022)25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV., , , , , , , , , and 7 other author(s). ISSCC, page 432-433. IEEE, (2014)Improved YOLOv5 Based Deep Learning System for Jellyfish Detection., , , , and . IEEE Access, (2024)Time-interleaved sample clock generator for ultrasound beamformer application., , , and . ISOCC, page 290-293. IEEE, (2011)A 3.0 Gb/s/pin 4th generation F-chip with Toggle 5.0 Specification for 16Tb NAND Flash Memory Multi chip Package., , , , , , , , , and 20 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Dominance of layer-specific microvessel dilation in contrast-enhanced high-resolution fMRI: Comparison between hemodynamic spread and vascular architecture with CLARITY., , , , , and . NeuroImage, (2019)