( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Stacked SOI pixel detector using versatile fine pitch μ-bump technology.

, , , , и . 3DIC, стр. 1-4. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Koyanagi, Mitsumasa
add a person with the name Koyanagi, Mitsumasa
 

Другие публикации лиц с тем же именем

Stacked SOI pixel detector using versatile fine pitch μ-bump technology., , , , и . 3DIC, стр. 1-4. IEEE, (2011)High density Cu-TSVs and reliability issues., , , , и . 3DIC, стр. 1-4. IEEE, (2011)Cu-Cu Direct Bonding Through Highly Oriented Cu Grains for 3D-LSI Applications., , , , , , , и . 3DIC, стр. 1-4. IEEE, (2021)Copper Electrode Surface Features and Cu-SiO2Hybrid Bonding., , , , , и . 3DIC, стр. 1-4. IEEE, (2023)3D memory chip stacking by multi-layer self-assembly technology., , , , , , , , и . 3DIC, стр. 1-4. IEEE, (2013)Evaluation of alignment accuracy on chip-to-wafer self-assembly and mechanism on the direct chip bonding at room temperature., , , , , , и . 3DIC, стр. 1-5. IEEE, (2010)High reliable and fine size of 5-μm diameter backside Cu through-silicon Via(TSV) for high reliability and high-end 3-D LSIs., , , , , и . 3DIC, стр. 1-4. IEEE, (2011)A 19nm 112.8mm2 64Gb multi-level flash memory with 400Mb/s/pin 1.8V Toggle Mode interface., , , , , , , , , и 45 other автор(ы). ISSCC, стр. 422-424. IEEE, (2012)Three-dimensional integration technology and integrated systems., , и . ASP-DAC, стр. 409-415. IEEE, (2009)Growth Optimization of Multi-Layer Graphene for Thermal-TSV Application in 3D-LSI., , и . 3DIC, стр. 1-5. IEEE, (2019)