Author of the publication

A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment.

, , and . J. Electron. Test., 24 (4): 365-378 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment., , and . J. Electron. Test., 24 (4): 365-378 (2008)An effective depth data memory system using an escape count buffer for 3D rendering processors., , , , , , , and . IEICE Electron. Express, 8 (4): 209-214 (2011)A Heuristic for Multiple Weight Set Generation., , and . ICCD, page 513-514. IEEE Computer Society, (2001)A Fast IP Address Lookup Algorithm Based on Search Space Reduction., , , and . IEICE Trans. Commun., 93-B (4): 1009-1012 (2010)DPSC SRAM Transparent Test Algorithm., and . Asian Test Symposium, page 145-150. IEEE Computer Society, (2002)Cost of ownership model for the RFID logistics system applicable to u-city., and . Eur. J. Oper. Res., 194 (2): 406-417 (2009)A Memory-Efficient Bit-Split Parallel String Matching Using Pattern Dividing for Intrusion Detection Systems., , and . IEEE Trans. Parallel Distributed Syst., 22 (11): 1904-1911 (2011)The design of a texture mapping unit with effective MIP-map level selection for real-time ray tracing., , , , , and . IEICE Electron. Express, 8 (13): 1064-1070 (2011)Random effects logistic regression model for default prediction of technology credit guarantee fund., and . Eur. J. Oper. Res., 183 (1): 472-478 (2007)Retransmission-Based Distributed Video Streaming with a Channel-Adaptive Packet Scheduler., , and . IEICE Trans. Commun., 93-B (3): 696-703 (2010)