( en | de | ru )

 

Disambiguation of "Chang, Yun-Nan"

Author of the publication

copydeleteadd this publication to your clipboard
Design of a 2D graphics front-end rendering processor.

, and . ASAP, page 70-71. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yun Nan

Soon-Nan Chang

Yie-Yun Chang

Ching-Yun Chang

Shi Nan

 

Other publications of authors with the same name

Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer., and . IEEE Trans. Very Large Scale Integr. Syst., 21 (7): 1246-1259 (2013)A fast ray tracing scheme for dynamic scenes., and . CoDIT, page 872-875. IEEE, (2017)An 8.69 Mvertices/s 278 Mpixels/s tile-based 3D graphics SoC HW/SW development for consumer electronics., , , , , , , , , and . ASP-DAC, page 131-132. IEEE, (2009)A Fast Spline Curve Rendering Accelerator Architecture.. IEEE Trans. Circuits Syst. II Express Briefs, 56-II (11): 870-874 (2009)An Efficient VLSI Architecture for Normal I/O Order Pipeline FFT Design.. IEEE Trans. Circuits Syst. II Express Briefs, 55-II (12): 1234-1238 (2008)Low-power bit-serial Viterbi decoder for next generation wide-band CDMA systems., , and . ICASSP, page 1913-1916. IEEE Computer Society, (1999)Design of a 2D graphics front-end rendering processor., and . ASAP, page 70-71. IEEE Computer Society, (2014)Systematic analysis of bounds on power consumption in pipelined and non-pipelined multipliers., , , and . ICCD, page 492-499. IEEE Computer Society, (1996)A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver.. IEEE Trans. Very Large Scale Integr. Syst., 18 (5): 840-843 (2010)Design of Low-cost IOU Circuit for Post-processing of Object Detection.. GCCE, page 407-408. IEEE, (2023)