( en | de | ru )

 

Disambiguation of "Seyedi, Azam"

Author of the publication

copydeleteadd this publication to your clipboard
Novel SRAM bias control circuits for a low power L1 data cache.

, , , , and . NORCHIP, page 1-6. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Scheida Seyedi

Farooq Azam

Khosro Azam-Akhlaghi

Baudouin Tameze Azamo

Faiza Azam

 

Other publications of authors with the same name

Circuit design of a dual-versioning L1 data cache for optimistic concurrency., , , , , and . ACM Great Lakes Symposium on VLSI, page 325-330. ACM, (2011)Nwise: an Area Efficient and Highly Reliable Radiation Hardened Memory Cell Designed for Space Applications., , and . NORCAS, page 1-6. IEEE, (2019)Flexicache: Highly Reliable and Low Power Cache under Supply Voltage Scaling., , , and . CARLA, volume 485 of Communications in Computer and Information Science, page 173-190. Springer, (2014)Circuit design of a novel adaptable and reliable L1 data cache., , , and . ACM Great Lakes Symposium on VLSI, page 333-334. ACM, (2013)Circuit designs for increasing reliability and reducing energy.. Polytechnic University of Catalonia, Spain, (2016)Novel SRAM bias control circuits for a low power L1 data cache., , , , and . NORCHIP, page 1-6. IEEE, (2012)Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory., , , , , , and . PACT, page 361-371. IEEE Computer Society, (2011)NEMsCAM: A novel CAM cell based on nano-electro-mechanical switch and CMOS for energy efficient TLBs., , , , , and . NANOARCH, page 51-56. IEEE Computer Society, (2015)