Author of the publication

A 0.022mm2 970µW dual-loop injection-locked PLL with -243dB FOM using synthesizable all-digital PVT calibration circuits.

, , , , , and . ISSCC, page 248-249. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Miyahara, Masaya
add a person with the name Miyahara, Masaya
 

Other publications of authors with the same name

A 9-bit 500-MS/s 6.0-mW dynamic pipelined ADC using time-domain linearized dynamic amplifiers., , and . A-SSCC, page 65-68. IEEE, (2016)SAR+ΔΣ ADC with open-loop integrator using dynamic amplifier., and . ASICON, page 24-27. IEEE, (2017)A 12-bit interpolated pipeline ADC using body voltage controlled amplifier., , and . NEWCAS, page 1-4. IEEE, (2013)A 0.55 V 7-bit 160 MS/s interpolated pipeline ADC using dynamic amplifiers., , , , and . CICC, page 1-4. IEEE, (2013)Sub-Picosecond Resolution and High-Precision TDC for ADPLLs Using Charge Pump and SAR-ADC., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (2): 476-484 (2015)SAR+ΔΣ ADCs with open-loop integrator using dynamic amplifier., and . IEICE Electron. Express, (2018)20.3 A 64-QAM 60GHz CMOS transceiver with 4-channel bonding., , , , , , , , , and 4 other author(s). ISSCC, page 346-347. IEEE, (2014)Type-I Digital Ring-Based PLL Using Loop Delay Compensation and ADC-Based Sampling Phase Detector., , , , and . IEICE Trans. Electron., 102-C (7): 520-529 (2019)A 64μs Start-Up 26/40MHz Crystal Oscillator with Negative Resistance Boosting Technique Using Reconfigurable Multi-Stage Amplifier., , , and . VLSI Circuits, page 115-116. IEEE, (2018)A 3.6 GHz fractional-N digital PLL using SAR-ADC-based TDC with-110 dBc/Hz in-band phase noise., , and . A-SSCC, page 1-4. IEEE, (2015)