( en | de | ru )

 

Disambiguation of "Siriburanon, Teerachot"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.022mm2 970µW dual-loop injection-locked PLL with -243dB FOM using synthesizable all-digital PVT calibration circuits.

, , , , , and . ISSCC, page 248-249. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Siriburanon, Teerachot
add a person with the name Siriburanon, Teerachot
 

Other publications of authors with the same name

28 GHz Quadrature Frequency Generation Exploiting Injection-Locked Harmonic Extractors for 5G Communications., , , and . NEWCAS, page 1-4. IEEE, (2019)A 30-GHz class-F23 oscillator in 28nm CMOS using harmonic extraction and achieving 120 kHz 1/f3 corner., , and . ESSCIRC, page 87-90. IEEE, (2017)A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS., , , , , , , , , and 1 other author(s). ISSCC, page 256-258. IEEE, (2019)An LC-DCO based synthesizable injection-locked PLL with an FoM of -250.3dB., , , , , and . ESSCIRC, page 197-200. IEEE, (2016)A Compact 0.2-0.3-V Inverse-Class-F23 Oscillator for Low 1/f3 Noise Over Wide Tuning Range., , , , , , and . IEEE J. Solid State Circuits, 57 (2): 452-464 (2022)Characterisation and Modelling of 22-nm FD-SOI Transistors Operating at Cryogenic Temperatures., , , , , , , , and . ICECS 2022, page 1-4. IEEE, (2022)A sub-harmonic injection-locked frequency synthesizer with frequency calibration scheme for use in 60GHz TDD transceivers., , , , and . ASP-DAC, page 97-98. IEEE, (2013)An HDL-synthesized gated-edge-injection PLL with a current output DAC., , , , , , and . ASP-DAC, page 2-3. IEEE, (2015)25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture., , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)DTC-Assisted All-Digital Phase-Locked Loop Exploiting Hybrid Time/Voltage Phase Digitization., , , , and . APCCAS, page 81-84. IEEE, (2019)