( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 0.022mm2 970µW dual-loop injection-locked PLL with -243dB FOM using synthesizable all-digital PVT calibration circuits.

, , , , , и . ISSCC, стр. 248-249. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Akira Hayashima

Akira Hori

Akira Satake

Akira Hayashima

Akira Yasui

 

Другие публикации лиц с тем же именем

Feedforward compensation technique for all digital phase locked loop based synthesizers., , и . ISCAS, IEEE, (2006)A CMOS Smart Image Sensor LSI for Focal-Plane Compression., , , , , , , и . ASP-DAC, стр. 339-340. IEEE, (1998)A CMOS direct sampling mixer using Switched Capacitor Filter technique for software-defined radio., , , , и . ASP-DAC, стр. 103-104. IEEE, (2008)A Study of Stability and Phase Noise of Tail Capacitive-Feedback VCOs., , и . IEICE Trans. Electron., 96-C (4): 577-585 (2013)A 6 bit, 7 mW, 700 MS/s Subranging ADC Using CDAC and Gate-Weighted Interpolation., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (2): 422-433 (2013)A tail-current modulated VCO with adaptive-bias scheme., , , и . ASP-DAC, стр. 36-37. IEEE, (2015)A swing-enhanced current-reuse class-C VCO with dynamic bias control circuits., , , и . ASP-DAC, стр. 25-26. IEEE, (2014)A noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique., , , , , и . ASP-DAC, стр. 5-6. IEEE, (2016)An HDL-synthesized injection-locked PLL using LC-based DCO for on-chip clock generation., , , , , , и . ASP-DAC, стр. 13-14. IEEE, (2017)A 28-GHz fractional-N frequency synthesizer with reference and frequency doublers for 5G cellular., , , , , , , и . ESSCIRC, стр. 76-79. IEEE, (2015)