( en | de | ru )

 

Disambiguation of "Moon, Un-Ku"

Author of the publication

copydeleteadd this publication to your clipboard
Analysis of back-end flash in a 1.5b/stage pipelined ADC.

, , and . ISCAS, page 2247-2250. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sakir Ün

Un Nam

Un Ko

Cemal Ün

In-Hyung Moon

 

Other publications of authors with the same name

An Over-60dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp with 30dB Loop Gain., and . ISSCC, page 540-541. IEEE, (2008)Mixed-Order Sturdy MASH Delta-Sigma Modulator., , , and . ISCAS, page 257-260. IEEE, (2007)Precise area-controlled return-to-zero current steering DAC with reduced sensitivity to clock jitter., and . ISCAS, page 297-300. IEEE, (2010)A tunable duty-cycle-controlled switched-R-MOSFET-C CMOS filter for low-voltage and high-linearity applications., , , and . ISCAS (1), page 433-436. IEEE, (2004)A 5MHz BW 70.7dB SNDR noise-shaped two-step quantizer based ΔΣ ADC., , and . VLSIC, page 162-163. IEEE, (2012)Continuous-time, frequency translating, bandpass delta-sigma modulator., , , and . ISCAS (1), page 1013-1016. IEEE, (2003)Buck-boost switched-capacitor DC-DC voltage regulator using delta-sigma control loop., , , , and . ISCAS (4), page 743-746. IEEE, (2002)A 31.3fJ/conversion-step 70.4dB SNDR 30MS/s 1.2V two-step pipelined ADC in 0.13μm CMOS., , and . ISSCC, page 474-476. IEEE, (2012)Session 28 overview: Hybrid ADCs., , and . ISSCC, page 464-465. IEEE, (2017)A 10b Ternary SAR ADC with decision time quantization based redundancy., , , , and . A-SSCC, page 65-68. IEEE, (2011)