( en | de | ru )

 

Disambiguation of "Wang, Wenqiang"

Author of the publication

copydeleteadd this publication to your clipboard
An FPGA-based real-time simultaneous localization and mapping system.

, , , , and . FPT, page 200-203. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wenqiang Chai

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylation. Uni Marburg, (2009)

Hanchun Wang

Chuanchao Wang

 

Other publications of authors with the same name

Multistage 3D Hand Pose Estimation Algorithm Based on Skeleton Points., , and . ICCT, page 1571-1575. IEEE, (2022)A Large-Scale Service-Oriented Sensor Grid Infrastructure., , , and . CCNC, page 1-2. IEEE, (2009)Smart Traffic Cloud: An Infrastructure for Traffic Applications., , , and . ICPADS, page 822-827. IEEE Computer Society, (2012)A Sensor Grid Infrastructure for Large-Scale Ambient Intelligence., , , and . PDCAT, page 468-473. IEEE Computer Society, (2008)69.7-PFlops Extreme Scale Earthquake Simulation with Crossing Multi-faults and Topography on Sunway., , , , , , , , , and 13 other author(s). SC, page 10:1-10:15. ACM, (2023)Cloud and the City: Facilitating Flexible Access Control over Data-Streams., , , and . Secure Data Management, volume 7482 of Lecture Notes in Computer Science, page 58-74. Springer, (2012)LFLogging: A Latch-Free Logging Scheme for PCM-Based Big Data Management Systems., , , and . DASFAA Workshops, volume 10179 of Lecture Notes in Computer Science, page 90-102. Springer, (2017)Accelerate Three-Dimensional Generative Adversarial Networks Using Fast Algorithm., , , , , and . ISCAS, page 31-35. IEEE, (2022)NVP: A Flexible and Efficient Processor Architecture for Accelerating Diverse Computer Vision Tasks including DNN., , , , , , , , , and 6 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 70 (1): 271-275 (2023)FPGA based memory efficient high resolution stereo vision system for video tolling., , , , , , , and . FPT, page 29-32. IEEE, (2012)