( en | de | ru )

 

Disambiguation of "Pezzarossa, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
A Time-predictable TTEthenet Node.

, , , and . ISORC, page 229-233. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luca Rizzini

Luca Tranchini

Alfonz Luca

Luca Tuninetti

Marcello Lucà

 

Other publications of authors with the same name

Transitioning to Chisel in University Education: Experiences and Lessons Learned., and . NorCAS, page 1-7. IEEE, (2023)An area-efficient TDM NoC supporting reconfiguration for mode changes., , and . NOCS, page 1-4. IEEE, (2016)High-level synthesis for reduction of WCET in real-time systems., , and . NORCAS, page 1-6. IEEE, (2017)A Controller for Dynamic Partial Reconfiguration in FPGA-Based Real-Time Systems., , and . ISORC, page 92-100. IEEE Computer Society, (2017)Dynamic nsNET2: Efficient Deep Noise Suppression with Early Exiting., , , , , , , , and . MLSP, page 1-6. IEEE, (2023)Interfacing hardware accelerators to a time-division multiplexing network-on-chip., , , and . NORCAS, page 1-4. IEEE, (2015)Invited Paper: Worst-Case Execution Time Analysis of Lingua Franca Applications., , , , , and . WCET, volume 121 of OASIcs, page 4:1-4:13. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2024)S4NOC: a minimalistic network-on-chip for real-time multicores., , and . NoCArc@MICRO, page 8:1-8:6. ACM, (2019)Reconfiguration in FPGA-based multi-core platforms for hard real-time applications., , and . ReCoSoC, page 1-8. IEEE, (2016)A Time-predictable TTEthenet Node., , , and . ISORC, page 229-233. IEEE, (2019)