( en | de | ru )

 

Disambiguation of "Crenne, Jérémie"

Author of the publication

copydeleteadd this publication to your clipboard
Networked Self-adaptive Systems: An Opportunity for Configuring in the Large.

, , , , , , , and . ERSA, page 81-90. CSREA Press, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jérémie Decock

Jérémie Guiochet

Jérémie Allard

Jérémie Gaidamour

Jérémie Segouat

 

Other publications of authors with the same name

Model-based Design of Efficient LDPC Decoder Architectures., , , and . ISTC, page 1-5. IEEE, (2018)Methodology to Adapt Neural Network on Constrained Device at Topology level., , , , , and . SiPS, page 1-6. IEEE, (2022)Networked Self-adaptive Systems: An Opportunity for Configuring in the Large., , , , , , , and . ERSA, page 81-90. CSREA Press, (2009)A High Throughput Efficient Approach for Decoding LDPC Codes onto GPU Devices., , and . IEEE Embed. Syst. Lett., 6 (2): 29-32 (2014)Model-Based Design of Flexible and Efficient LDPC Decoders on FPGA Devices., , , and . J. Signal Process. Syst., 92 (7): 727-745 (2020)An Energy Efficient and Scalable Node Architecture for Sensor Network., , , and . NEWCAS, page 1-4. IEEE, (2021)Lynq: A Lightweight Software Layer for Rapid SoC FPGA Prototyping., , , and . FPL, page 372-375. IEEE Computer Society, (2018)High-throughput FFT architectures using HLS tools., , , , and . ICECS 2022, page 1-4. IEEE, (2022)SecURe DPR: Secure update preventing replay attacks for dynamic partial reconfiguration., , , , and . FPL, page 57-62. IEEE, (2012)From multicore LDPC decoder implementations to FPGA decoder architectures: a case study., , , and . ICECS, page 89-92. IEEE, (2018)