( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High-Speed and Time-Interleaved ADCs Using Additive-Neural-Network-Based Calibration for Nonlinear Amplitude and Phase Distortion.

, , , , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (12): 4944-4957 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sai Li

Sai Zhang

Sai Zhang

Sai Qian

Sin Wong

 

Другие публикации лиц с тем же именем

An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC., , , , , , и . IEEE J. Solid State Circuits, 47 (11): 2763-2772 (2012)An FPGA-Based Self-Reconfigurable Arc Fault Detection System for Smart Meters., , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (10): 4133-4137 (2022)A Robust Hybrid CT/DT 0-2 MASH DSM with Passive Noise-Shaping SAR ADC., , , , , и . ISCAS, стр. 551-555. IEEE, (2022)A reduced jitter-sensitivity clock generation technique for continuous-time ΣΔ modulators., , , , , и . APCCAS, стр. 1011-1014. IEEE, (2010)A process- and temperature- insensitive current-controlled delay generator for sampled-data systems., , , , , и . APCCAS, стр. 1192-1195. IEEE, (2008)A Fixed-Pulse Shape Feedback Technique with reduced clock-jitter sensitivity in Continuous-Time sigma-delta modulators., , , , , и . ICECS, стр. 547-550. IEEE, (2010)Hybrid loopfilter sigma-delta modulator with NTF zero compensation., , , и . ISOCC, стр. 76-79. IEEE, (2011)An ultra low power 9-bit 1-MS/s pipelined SAR ADC for bio-medical applications., , , , , , и . ICECS, стр. 878-881. IEEE, (2010)A 12b 180MS/s 0.068mm2 pipelined-SAR ADC with merged-residue DAC for noise reduction., , , , , и . ESSCIRC, стр. 169-172. IEEE, (2016)Polyphase Decomposition for Tunable Band-Pass Sigma-Delta A/D Converters., , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (4): 537-547 (2015)