From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

High-Speed and Time-Interleaved ADCs Using Additive-Neural-Network-Based Calibration for Nonlinear Amplitude and Phase Distortion.

D. Zhai, W. Jiang, X. Jia, J. Lan, M. Guo, S. Sin, F. Ye, Q. Liu, J. Ren, и C. Chen. IEEE Trans. Circuits Syst. I Regul. Pap., 69 (12): 4944-4957 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Alexander Wenning

Rudolf Wenning

Paul Wenning

Ernst Wenning

Gregor Wenning

Другие публикации лиц с тем же именем

A 14b 500 MS/s Single-Channel Pipelined-SAR ADC With Reference Ripple Mitigation Techniques and Adaptively Biased Floating Inverter Amplifier.W. Jiang, Y. Zhu, C. Chen, H. Xu, Q. Liu, M. Liu, R. Martins, и C. Chan. IEEE J. Solid State Circuits, 58 (10): 2709-2721 (октября 2023)A 10b 1.25GS/s Residue Post-Amplified Pipelined-SAR ADC with Supply-and-Temperature Stabilized Open-Loop Residue Amplifier.X. Wang, M. Shi, P. Li, J. Liu, Z. Huang, C. Chen, и W. Jiang. ISCAS, стр. 1-5. IEEE, (2023)A 7b 2 GS/s Time-Interleaved SAR ADC with Time Skew Calibration Based on Current Integrating Sampler.W. Jiang, Y. Zhu, C. Chan, B. Murmann, S. U, и R. Martins. A-SSCC, стр. 235-238. IEEE, (2018)A Modified Interleaving Resonant Switched Capacitor Converter with Reduced Output Resistance and In-Situ Startup.C. Wang, и W. Jiang. ISCAS, стр. 1-4. IEEE, (2023)A 13b 500MS/s Dual-Residue Pipelined-SAR ADC with One-Way Switching Capacitive Interpolation and Background Offset Calibration.W. Jiang, Y. Luo, P. Li, J. Guo, C. Chen, и Q. Liu. CICC, стр. 1-2. IEEE, (2024)A 7-bit 2 GS/s Time-Interleaved SAR ADC With Timing Skew Calibration Based on Current Integrating Sampler.W. Jiang, Y. Zhu, C. Chan, B. Murmann, и R. Martins. IEEE Trans. Circuits Syst. I Regul. Pap., 68 (2): 557-568 (2021)A Modified Two-Stage Cascaded Hybrid Converter with Reduced Conduction Loss, Self-Balanced Flying Capacitors and Simplified Interleaving PWM.C. Wang, и W. Jiang. ISCAS, стр. 1-5. IEEE, (2023)A Scalable Die-to-Die Interconnect with Replay and Repair Schemes for 2.5D/3D Integration.J. Liao, B. Jiao, J. Zhang, S. Liu, H. Jiang, J. Tao, W. Jiang, Q. Liu, L. Zhang, H. Zhu и 1 other автор(ы). ISCAS, стр. 1-5. IEEE, (2023)A 28nm 53.8TOPS/W 8b Sparse Transformer Accelerator with In-Memory Butterfly Zero Skipper for Unstructured-Pruned NN and CIM-Based Local-Attention-Reusable Engine.S. Liu, P. Li, J. Zhang, Y. Wang, H. Zhu, W. Jiang, S. Tang, C. Chen, Q. Liu, и M. Liu. ISSCC, стр. 250-251. IEEE, (2023)High-Speed and Time-Interleaved ADCs Using Additive-Neural-Network-Based Calibration for Nonlinear Amplitude and Phase Distortion.D. Zhai, W. Jiang, X. Jia, J. Lan, M. Guo, S. Sin, F. Ye, Q. Liu, J. Ren, и C. Chen. IEEE Trans. Circuits Syst. I Regul. Pap., 69 (12): 4944-4957 (2022)

BibSonomy

Disambiguation