( en | de | ru )

 

Disambiguation of "Kundu, Sandip"

Author of the publication

copydeleteadd this publication to your clipboard
A model to exploit power-performance efficiency in superscalar processors via structure resizing.

, and . ACM Great Lakes Symposium on VLSI, page 215-220. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sandip Agarwala

Arijit Kundu

Sandip Murarka

Sandip Roy

Sudip Kundu

 

Other publications of authors with the same name

A system-level solution for managing spatial temperature gradients in thinned 3D ICs., , , and . ISQED, page 88-95. IEEE, (2013)Symbolic implication in test generation., , , and . EURO-DAC, page 492-496. EEE Computer Society, (1991)Critical area driven dummy fill insertion to improve manufacturing yield., and . ISQED, page 334-341. IEEE, (2012)Preventing integrated circuit piracy via custom encoding of hardware instruction set., , and . ISQED, page 234-241. IEEE, (2016)A Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays., , and . IEEE Trans. Computers, 61 (7): 986-998 (2012)Defeating Strong PUF Modeling Attack via Adverse Selection of Challenge-Response Pairs., , , and . AsianHOST, page 25-30. IEEE, (2018)Test Challenges in Nanometer Technologies., , , and . J. Electron. Test., 17 (3-4): 209-218 (2001)A study on impact of aggressor de-rating in the context of multiple crosstalk effects in circuits., , and . ACM Great Lakes Symposium on VLSI, page 529-534. ACM, (2009)On linewidth-based yield analysis for nanometer lithography., and . DATE, page 381-386. IEEE, (2009)A study on placement of post silicon clock tuning buffers for mitigating impact of process variation., and . DATE, page 292-295. IEEE, (2009)