Author of the publication

A Fully Integrated, Low-Noise, Cost-Effective Single-Crystal-Oscillator-Based Clock Management IC in 28-nm CMOS.

, , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 59 (6): 1809-1822 (June 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Representation of Korean Syllable Characters Defined in Hunminjeongeum., and . MMM (2), volume 4352 of Lecture Notes in Computer Science, page 662-670. Springer, (2007)Coyote C++: An Industrial-Strength Fully Automated Unit Testing Tool., , , , , and . IWESQ/QuASoQ@APSEC, volume 3612 of CEUR Workshop Proceedings, page 45-50. CEUR-WS.org, (2023)A 0.56mW 63.6dB SNDR 250MS/s SAR ADC in 8nm FinFET., , , , , , , and . VLSI Technology and Circuits, page 90-92. IEEE, (2022)A Single-Path Digital-IF Receiver Supporting Inter/Intra 5-CA with a Single Integer LO-PLL in 14nm CMOS FinFET., , , , , , , , , and 11 other author(s). ISSCC, page 440-442. IEEE, (2022)A 14nm FinFET analog baseband SOC for multi-mode cellular applications with tri-band carrier aggregation., , , , , and . ISOCC, page 1-2. IEEE, (2017)A reconfigurable analog baseband transformer for multistandard applications in 14nm FinFET CMOS., , , , , , , and . A-SSCC, page 5-8. IEEE, (2017)A Sub-6GHz 5G New Radio RF Transceiver Supporting EN-DC with 3.15Gb/s DL and 1.27Gb/s UL in 14nm FinFET CMOS., , , , , , , , , and 10 other author(s). ISSCC, page 354-356. IEEE, (2019)A 2.4-to-4.2GHz 440.2fsrms-Integrated-Jitter 4.3mW Ring-Oscillator-Based PLL Using a Switched-Capacitor-Bias-Based Sampling PD in 4nm FinFET CMOS., , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)An Effective Transconductance Controlled Offset Calibration for Dynamic Comparators., , , , , and . ISCAS, page 1-5. IEEE, (2020)A Wide Frequency Range, Small Area and Low Supply Memory Interface PLL Using a Process and Temperature Variation Aware Current Reference in 3 nm Gate-All Around CMOS., , , , , , , and . A-SSCC, page 1-3. IEEE, (2023)