Author of the publication

New layout design methodology for monolithically integrated 3D CMOS logic circuits based on parasitics engineering.

, , and . ESSDERC, page 258-261. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name