( en | de | ru )

 

Disambiguation of "Kajitani, Yoji"

Author of the publication

copydeleteadd this publication to your clipboard
An extended representation of Q-sequence for optimizing channel-adjacency and routing-cost.

, , , and . ASP-DAC, page 338-341. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoji Ito

 

Other publications of authors with the same name

Module Placement on BSG-Structure with Pre-Placed Modules and Rectilinear Modules., , and . ASP-DAC, page 571-576. IEEE, (1998)The Oct-Touched Tile: A New Architecture for Shape-Based Routing., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (2): 448-455 (2006)Order of Channels for Safe Routing and Optimal Compaction of Routing Area.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2 (4): 293-300 (1983)A matroid generalization of theorems of Lewin and Gallai., and . Discret. Appl. Math., 9 (2): 213-216 (1984)New Approximation Results on Graph Matching and related Problems., , and . WG, volume 903 of Lecture Notes in Computer Science, page 343-358. Springer, (1994)Equidistance routing in high-speed VLSI layout design., , , and . ACM Great Lakes Symposium on VLSI, page 220-223. ACM, (2004)Adaptive Porting of Analog IPs with Reusable Conservative Properties., , , , , and . ISVLSI, page 18-23. IEEE Computer Society, (2006)Coding the objects in place and route CAD.. ISPD, page 62-65. ACM, (2013)Consistent floorplanning with hierarchical superconstraints., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (1): 42-49 (2002)Generalization of aTheorem on the Parametric Maximum Flow Problem., , and . Discret. Appl. Math., 41 (1): 69-74 (1993)