( en | de | ru )

 

Disambiguation of "Fornaciari, William"

Author of the publication

copydeleteadd this publication to your clipboard
DENA: A DVFS-Capable Heterogeneous NoC Architecture.

, , , , and . ISVLSI, page 489-494. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

William Masselink

William Jórasz

William Meany

William Pierson

William Herz

 

Other publications of authors with the same name

Fast system-level exploration of memory architectures driven by energy-delay metrics., , , and . ISCAS (4), page 502-505. IEEE, (2001)HANDS: heterogeneous architectures and networks-on-chip design and simulation., , and . ISLPED, page 261-266. ACM, (2012)A spice-based approach to steady state circuit analysis., and . I. J. Circuit Theory and Applications, 21 (5): 437-442 (1993)A new architecture for the automatic design of custom digital neural network., and . IEEE Trans. Very Large Scale Integr. Syst., 3 (4): 502-506 (1995)Power estimation of embedded systems: a hardware/software codesign approach., , , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (2): 266-275 (1998)The role of VHDL within the TOSCA hardware/software codesign framework., , , and . EURO-DAC, page 612-617. IEEE Computer Society, (1994)A sensor-less NBTI mitigation methodology for NoC architectures., and . SoCC, page 340-345. IEEE, (2012)An instruction-level functionally-based energy estimation model for 32-bits microprocessors., , , and . DAC, page 346-351. ACM, (2000)Source-Level Models for Software Power Optimization., , and . Ultra Low-Power Electronics and Design, Kluwer / Springer, (2004)Behavior-driven minimal implementation of digital ANNs., , and . ICNN, page 1644-1649. IEEE, (1995)