Author of the publication

A Max Pooling Hardware Architecture Supporting Inference And Training For CNN Accelerators.

, , , , , and . ISOCC, page 313-314. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Memory-Centric Architecture of Neural Processing Unit for Edge Device., , , , and . ISOCC, page 240-241. IEEE, (2021)Efficient final output feature map processing method supporting real-time object detection and recognition., , , , and . ISOCC, page 324-325. IEEE, (2020)A 4-way pipelined processing architecture for three-step search block-matching motion estimation., and . IEEE Trans. Consumer Electronics, 50 (2): 674-681 (2004)Implementation of a Round Robin Processing Element for Deep Learning Accelerator., , , and . ISOCC, page 302-303. IEEE, (2020)Object Detection Network Robust to Local Illumination Variations., , , and . ISOCC, page 87-88. IEEE, (2021)Hardware implementation of fast traffic sign recognition for intelligent vehicle system., , , and . ISOCC, page 161-162. IEEE, (2016)Lightweight and Energy-Efficient Deep Learning Accelerator for Real-Time Object Detection on Edge Devices., , , , and . Sensors, 23 (3): 1185 (February 2023)FPGA Design and Implementation of Accelerated Stereo Matching for Obstacle Detection., , , , and . ICEIC, page 1-2. IEEE, (2019)Robust JPEG2000 Image Transmission over IEEE 802.15.4., , , , , , and . DELTA, page 253-257. IEEE Computer Society, (2008)Stereo vision-based Collision Avoidance for Unmanned Systems., , and . ISOCC, page 204-205. IEEE, (2018)