Author of the publication

An Embedded Dynamic Voltage Scaling (DVS) System Through 55 nm Single-Inductor Dual-Output (SIDO) Switching Converter for 12-Bit Video Digital-to-Analog Converter.

, , , , , , , , , , , , and . IEEE J. Solid State Circuits, 47 (7): 1568-1584 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 10Gbps, 1.24pJ/bit, burst-mode clock and data recovery with jitter suppression., , , , , and . CICC, page 1-4. IEEE, (2013)An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration., , , , , , and . ISSCC, page 464-615. IEEE, (2007)A pseudo fixed switching frequency 2kHz/A in optimum on-time control buck converter with predicting correction technique for EMI solution., , , , , , , , , and 4 other author(s). ISCAS, page 946-949. IEEE, (2014)A dual-level dual-phase pulse-width modulation class-D amplifier with 0.001% THD, 112 dB SNR., , , , , , , , , and 7 other author(s). ISCAS, page 2676-2679. IEEE, (2014)200nA low quiescent current deep-standby mode in 28nm DC-DC buck converter for active implantable medical devices., , , , , , , , , and 1 other author(s). A-SSCC, page 1-4. IEEE, (2015)12.6 90% Peak efficiency single-inductor-multiple-output DC-DC buck converter with output independent gate drive control., , , , , , , , , and 3 other author(s). ISSCC, page 1-3. IEEE, (2015)Single inductor quad output switching converter with priority-scheduled program for fast transient and unlimited-load range in 40nm CMOS technology., , , , , , , , , and 5 other author(s). ESSCIRC, page 167-170. IEEE, (2014)Inductorless and electrolytic capacitorless pseudo-sine current controller in LED lighting system with 1.1W/2.2W power reduction., , , , , , , , and . ESSCIRC, page 442-445. IEEE, (2012)Suppressing output overshoot voltage technique with 47.1mW/μs power-recycling rate and 93% peak efficiency DC-DC converter for multi-core processors., , , , , , , , , and 3 other author(s). ESSCIRC, page 188-191. IEEE, (2015)A single-inductor dual-output (SIDO) based power management with adaptive bus voltage modulation and zero cross-regulation in 40nm CMOS., , , , , , , , , and . ESSCIRC, page 161-164. IEEE, (2012)