( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 0.190-pJ/bit 25.2-Gb/s/wire Inverter-Based AC-Coupled Transceiver for Short-Reach Die-to-Die Interfaces in 5-nm CMOS.

, , , , , , , , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Stephen G Hickey

Anna Tell

Rolf Tell

Ilse Tell

Gabriele Tell

 

Другие публикации лиц с тем же именем

A 77 MHz Relaxation Oscillator in 5nm FinFET with 3ns TIE over 10K cycles and ±0.3% Thermal Stability using Frequency-Error Feedback Loop., , , , , и . A-SSCC, стр. 1-3. IEEE, (2021)Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture., , , , , , , , , и 7 other автор(ы). MICRO, стр. 14-27. ACM, (2019)8.6 A 6.5-to-23.3fJ/b/mm balanced charge-recycling bus in 16nm FinFET CMOS at 1.7-to-2.6Gb/s/wire with clock forwarding and low-crosstalk contraflow wiring., , , , , , , и . ISSCC, стр. 156-157. IEEE, (2016)6.6 Reference-Noise Compensation Scheme for Single-Ended Package-to-Package Links., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 126-128. IEEE, (2020)A 0.32-128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm., , , , , , , , , и 7 other автор(ы). IEEE J. Solid State Circuits, 55 (4): 920-932 (2020)A 0.190-pJ/bit 25.2-Gb/s/wire Inverter-Based AC-Coupled Transceiver for Short-Reach Die-to-Die Interfaces in 5-nm CMOS., , , , , , , , , и 1 other автор(ы). VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)A Fine-Grained GALS SoC with Pausible Adaptive Clocking in 16 nm FinFET., , , , , , , , , и . ASYNC, стр. 27-35. IEEE, (2019)Voltage-Follower Coupling Quadrature Oscillator with Embedded Phase-Interpolator in 16nm FinFET., , , , , , и . CICC, стр. 1-4. IEEE, (2019)A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm., , , , , , , , , и 7 other автор(ы). VLSI Circuits, стр. 300-. IEEE, (2019)An Engineering Environment for Hardware/Software Co-Simulation., , и . DAC, стр. 129-134. IEEE Computer Society Press, (1992)