( en | de | ru )

 

Disambiguation of "Goeders, Jeffrey"

Author of the publication

copydeleteadd this publication to your clipboard
VTR 7.0: Next Generation Architecture and CAD System for FPGAs.

, , , , , , , , , , , , , and . ACM Trans. Reconfigurable Technol. Syst., 7 (2): 6:1-6:30 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jeffrey Johnson

Jeffrey Gaynor

Jeffrey Donahue

Jeffrey Windisch

Jeffrey Wimmer

 

Other publications of authors with the same name

Fast Turnaround HLS Debugging Using Dependency Analysis and Debug Overlays., , , and . ACM Trans. Reconfigurable Technol. Syst., 13 (1): 4:1-4:26 (2020)Unified On-Chip Software and Hardware Debug for HLS-Accelerated Programs., and . FPT, page 354-357. IEEE, (2018)Improving the Reliability of FPGA CRO PUFs., , , and . FPL, page 311-316. IEEE, (2023)Using Round-Robin Tracepoints to debug multithreaded HLS circuits on FPGAs., and . FPT, page 40-47. IEEE, (2015)Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (1): 83-96 (2017)Architecture Exploration for HLS-Oriented FPGA Debug Overlays., , and . FPGA, page 209-218. ACM, (2018)Quantifying observability for in-system debug of high-level synthesis circuits., and . FPL, page 1-11. IEEE, (2016)Leveraging FPGA Primitives to Improve Word Reconstruction during Netlist Reverse Engineering., , , and . FPT, page 1-5. IEEE, (2022)Cloning the Unclonable: Physically Cloning an FPGA Ring-Oscillator PUF., , , , and . FPT, page 1-10. IEEE, (2022)An FPGA Overlay Architecture Supporting Rapid Implementation of Functional Changes during On-Chip Debug., , and . FPL, page 403-410. IEEE Computer Society, (2018)