Author of the publication

A Resource-Efficient Weight Sampling Method for Bayesian Neural Network Accelerators.

, , , and . CANDAR, page 137-142. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hardware-oriented stereo vision algorithm based on 1-D guided filtering and its FPGA implementation., , , , , , , , , and 1 other author(s). ICECS, page 169-172. IEEE, (2013)Silicon neuron design based on phase reduction analysis., , and . SCIS&ISIS, page 1059-1062. IEEE, (2012)Offset cancellation with subthreshold-operated feedback circuit for fully differential amplifiers., , , and . ICECS, page 140-143. IEEE, (2009)On Digital LSI Circuits Exploiting Collision-Based Fusion Gates., , , and . Int. J. Unconv. Comput., 4 (1): 45-59 (2008)Array-Enhanced Stochastic Resonance in a Network of Noisy Neuromorphic Circuits., , and . ICONIP (1), volume 6443 of Lecture Notes in Computer Science, page 188-195. Springer, (2010)Towards reaction-diffusion computing devices based on minority-carrier transport in semiconductors, , and . Chaos, Solitons & Fractals, 20 (4): 863--876 (May 2004)A novel architecture for implementing large-scale Hopfield neural networks using CDMA communication technology., , , and . SMC, page 6. IEEE, (2002)Biomorphic Analog Devices based on Reaction-Diffusion Systems., and . ISMVL, page 197-206. IEEE Computer Society, (2003)Single-electron circuit for inhibitory spiking neural network with fault-tolerant architecture., , , , and . ISCAS (3), page 2535-2538. IEEE, (2005)A subthreshold MOS neuron circuit based on the Volterra system., , and . IEEE Trans. Neural Networks, 14 (5): 1308-1312 (2003)