Author of the publication

Comparison of FPNNs models approximation capabilities and FPGA resources utilization.

, , and . ICCP, page 125-132. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fault tolerant Field Programmable Neural Networks., , and . NORCAS, page 1-4. IEEE, (2015)Multidimensional Pareto Frontiers Intersection Determination and Processor Optimization Case Study., , , , , and . DSD, page 597-600. IEEE, (2019)Mapping Trained Neural Networks to FPNNs., , and . DDECS, page 157-160. IEEE Computer Society, (2015)HLS-based fault tolerance approach for SRAM-based FPGAs., , , and . FPT, page 301-302. IEEE, (2016)Comparison of FPNNs models approximation capabilities and FPGA resources utilization., , and . ICCP, page 125-132. IEEE, (2017)Implementation of fault tolerant techniques into FPNNs., , and . FPT, page 297-298. IEEE, (2016)Detecting hard synapses faults in artificial neural networks., , and . LATS, page 1-6. IEEE, (2019)Evaluation Platform For Testing Fault Tolerance: Testing Reliability of Smart Electronic Locks., , , , , and . LASCAS, page 1-4. IEEE, (2020)Hardening of Smart Electronic Lock Software against Random and Deliberate Faults., , , , , and . DSD, page 680-683. IEEE, (2020)Testing Reliability of Smart Electronic Locks: Analysis and the First Steps Towards., , , , , and . DSD, page 506-513. IEEE, (2019)