( en | de | ru )

 

Disambiguation of "Wei, Gu-Yeon"

Author of the publication

copydeleteadd this publication to your clipboard
Design and test strategies for microarchitectural post-fabrication tuning.

, , , and . ICCD, page 84-90. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wei Gu

Wei Gu

Sang-Chun Yeon

Yeon Ha

Wei Wei

 

Other publications of authors with the same name

Pipelined parallel architecture for high throughput MAP detectors., , and . ISCAS (2), page 505-508. IEEE, (2004)Evaluation of voltage stacking for near-threshold multicore computing., , and . ISLPED, page 373-378. ACM, (2012)Towards a software approach to mitigate voltage emergencies., , , , and . ISLPED, page 123-128. ACM, (2007)The HELIX project: overview and directions., , , , and . DAC, page 277-282. ACM, (2012)Network Pruning for Low-Rank Binary Indexing., , , , and . CoRR, (2019)Structured Compression by Unstructured Pruning for Sparse Quantized Neural Networks., , , , , and . CoRR, (2019)Gradient Disaggregation: Breaking Privacy in Federated Learning by Reconstructing the User Participant Matrix., , , , and . ICML, volume 139 of Proceedings of Machine Learning Research, page 5959-5968. PMLR, (2021)Understanding voltage variations in chip multiprocessors using a distributed power-delivery network., , , , and . DATE, page 624-629. EDA Consortium, San Jose, CA, USA, (2007)A Wide Dynamic Range Sparse FC-DNN Processor with Multi-Cycle Banked SRAM Read and Adaptive Clocking in 16nm FinFET., , , , , and . ESSCIRC, page 158-161. IEEE, (2018)A 8×5 Gb/s source-synchronous receiver with clock generator phase error correction., , and . CICC, page 459-462. IEEE, (2008)