Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Best-Effort FPGA Programming: A Few Steps Can Go a Long Way

J. Cong, Z. Fang, Y. Hao, P. Wei, C. Yu, C. Zhang, and P. Zhou. (2018)cite arxiv:1807.01340.

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Fang-Fang Tang

Xing Fang

Fang Chen

Shizeng Fang

Fang Yang

Other publications of authors with the same name

LEAP: A Deep Learning based Aging-Aware Architecture Exploration Framework for FPGAs.B. Ghavami, S. Ebrahimi, Z. Fang, and L. Shannon. FPGA, page 146. ACM, (2021)HeatViT: Hardware-Efficient Adaptive Token Pruning for Vision Transformers.P. Dong, M. Sun, A. Lu, Y. Xie, K. Liu, Z. Kong, X. Meng, Z. Li, X. Lin, Z. Fang and 1 other author(s). HPCA, page 442-455. IEEE, (2023)Caffeine: towards uniformed representation and acceleration for deep convolutional neural networks.C. Zhang, Z. Fang, P. Zhou, P. Pan, and J. Cong. ICCAD, page 12:1-12:8. ACM, (2016)Supporting Address Translation for Accelerator-Centric Architectures.Y. Hao, Z. Fang, G. Reinman, and J. Cong. HPCA, page 37-48. IEEE Computer Society, (2017)ARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architecture (Abstact Only).Y. Chen, J. Cong, Z. Fang, and P. Zhou. FPGA, page 281. ACM, (2016)A quantitative analysis on microarchitectures of modern CPU-FPGA platforms.Y. kyu Choi, J. Cong, Z. Fang, Y. Hao, G. Reinman, and P. Wei. DAC, page 109:1-109:6. ACM, (2016)Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking.Z. Fang, S. Mehta, P. Yew, A. Zhai, J. Greensky, G. Beeraka, and B. Zang. ACM Trans. Archit. Code Optim., 11 (4): 55:1-55:26 (2014)HyBNN: Quantifying and Optimizing Hardware Efficiency of Binary Neural Networks.G. Yang, J. Lei, Z. Fang, Y. Li, J. Zhang, and W. Xie. FCCM, page 203. IEEE, (2023)Hardware-efficient stochastic rounding unit design for DNN training: late breaking results.S. Chang, G. Yuan, A. Lu, M. Sun, Y. Li, X. Ma, Z. Li, Y. Xie, M. Qin, X. Lin and 2 other author(s). DAC, page 1396-1397. ACM, (2022)High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms.W. Qiao, J. Du, Z. Fang, M. Lo, M. Chang, and J. Cong. FCCM, page 37-44. IEEE Computer Society, (2018)

BibSonomy

Disambiguation of "Fang, Zhenman"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Best-Effort FPGA Programming: A Few Steps Can Go a Long Way

Please choose a person to relate this publication to

Fang-Fang Tang

Xing Fang

Fang Chen

Shizeng Fang

Fang Yang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Fang, Zhenman"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Best-Effort FPGA Programming: A Few Steps Can Go a Long Way

Please choose a person to relate this publication to

Fang-Fang Tang

Xing Fang

Fang Chen

Shizeng Fang

Fang Yang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Best-Effort FPGA Programming: A Few Steps Can Go a Long Way