( en | de | ru )

 

Disambiguation of "Park, Hyunsu"

Author of the publication

copydeleteadd this publication to your clipboard
PAM-4 Receiver With 1-Tap DFE Using Clocked Comparator Offset Instead of Threshold Voltages for Improved LSB BER Performance.

, , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (5): 1907-1916 (May 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rosemary Park

Sungjune Park

Jinhyung Park

Kwan Park

Shinja Park

 

Other publications of authors with the same name

PAM-4 Receiver With 1-Tap DFE Using Clocked Comparator Offset Instead of Threshold Voltages for Improved LSB BER Performance., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (5): 1907-1916 (May 2023)Experimental Demonstration of RoFSO Transmission Combining WLAN Standard and WDM-FSO over 100m Distance., , , , , , , and . INFOCOM Workshops, page 1-2. IEEE, (2022)A 1-3.2 GHz 0.6 mW/GHz Duty-Cycle-Corrector Using Bangbang Duty-Cyle-Detector., , , , and . ISCAS, page 1-4. IEEE, (2021)13.1 A 35.4Gb/s/pin 16Gb GDDR7 with a Low-Power Clocking Architecture and PAM3 IO Circuitry., , , , , , , , , and 14 other author(s). ISSCC, page 232-234. IEEE, (2024)Low-cost rapid prototyping of liquid crystal polymer based magnetic microactuators for glaucoma drainage devices., , and . EMBC, page 4212-4215. IEEE, (2016)A 1.3-4-GHz Quadrature-Phase Digital DLL Using Sequential Delay Control and Reconfigurable Delay Line., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 56 (6): 1886-1896 (2021)A 16-Gb/s NRZ Receiver With 0.0019-pJ/bit/dB 1-Tap Charge-Redistribution DFE., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 904-908 (March 2023)A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications., , , , , , and . ISSCC, Seite 118-119. IEEE, (2023)A 4-GHz Ring-Oscillator-Based Digital Sub-Sampling PLL With Energy-Efficient Dual-Domain Phase Detector., , , , , , , und . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (7): 2734-2743 (July 2023)A 15 Gb/s Non-Return-to-Zero Transmitter With 1-Tap Pre-Emphasis Feed-Forward Equalizer for Low-Power Ground Terminated Memory Interfaces., , , , , , und . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2737-2741 (2022)