( en | de | ru )

 

Disambiguation of "Vijaykrishnan, Narayanan"

Author of the publication

copydeleteadd this publication to your clipboard
Reducing leakage energy in FPGAs using region-constrained placement.

, , , , , and . FPGA, page 51-58. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Other publications of authors with the same name

Influence of compiler optimizations on system power., , , and . DAC, page 304-307. ACM, (2000)Ferroelectric Transistor based Non-Volatile Flip-Flop., , , , , and . ISLPED, page 10-15. ACM, (2016)A defect-aware approach for mapping reconfigurable Single-Electron Transistor arrays., , , , , and . ASP-DAC, page 118-123. IEEE, (2015)Efficient methodology for detection and correction of SEU-based interconnect errors in FPGAs using partial reconfiguration (abstract only)., , , , and . FPGA, page 265. ACM, (2005)Editorial., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (1): 1 (2015)Leakage Energy Management in Cache Hierarchies., , , , , , and . IEEE PACT, page 131-140. IEEE Computer Society, (2002)Fine-to-Coarse Object Classification of Very Large Images., and . ICIP, page 3498-3502. IEEE, (2023)GRAPHIC: Gather and Process Harmoniously in the Cache With High Parallelism and Flexibility., , , , , , , , , and 2 other author(s). IEEE Trans. Emerg. Top. Comput., 12 (1): 84-96 (January 2024)Robust Coreset Construction for Distributed Machine Learning., , , , , and . IEEE J. Sel. Areas Commun., 38 (10): 2400-2417 (2020)Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores., , , , , and . ISLPED, page 247-252. IEEE/ACM, (2011)