Author of the publication

Mew diode string design with very low leakage current for using in power supply ESD clamp circuits.

, , and . ISCAS, page 69-72. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Electrostatic discharge protection circuits in CMOS IC's using the lateral SCR devices: an overview.. ICECS, page 325-328. IEEE, (1998)New design on 2×VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65nm CMOS process., and . VLSI-DAT, page 1-4. IEEE, (2012)Analysis and solution to overcome EOS failure induced by latchup test in a high-voltage integrated circuits., , , and . VLSI-DAT, page 1-4. IEEE, (2013)Area-efficient power-rail ESD clamp circuit with SCR device embedded into ESD-transient detection circuit in a 65nm CMOS process., and . VLSI-DAT, page 1-4. IEEE, (2013)Interference of ESD protection diodes on RF performance in Giga-Hz RF circuits., and . ISCAS (1), page 297-300. IEEE, (2003)Design of 2×VDD logic gates with only 1×VDD devices in nanoscale CMOS technology., and . SoCC, page 33-36. IEEE, (2013)Electrostatic Discharge Protection Design for High-Voltage Programming Pin in Fully-Silicided CMOS ICs., , , and . IEEE J. Solid State Circuits, 46 (2): 537-545 (2011)A High-Voltage-Tolerant and Precise Charge-Balanced Neuro-Stimulator in Low Voltage CMOS Process., and . IEEE Trans. Biomed. Circuits Syst., 10 (6): 1087-1099 (2016)Design of Multi-Channel Monopolar Biphasic Stimulator for Implantable Biomedical Applications., and . MWSCAS, page 1-4. IEEE, (2018)Circuit solutions on ESD protection design for mixed-voltage I/O buffers in nanoscale CMOS., and . CICC, page 689-696. IEEE, (2009)